Lattice Semiconductor Corporation
flow-image

GEN2 Serial RapidIO AND LOW COST, LOW POWER FPGAS

Published by Lattice Semiconductor Corporation

As bandwidth requirements for applications such as wireless, wireline and medical/imaging processing continue to grow designers depend on the toolsets necessary to provide them with the real-time signal processing capabilities that are needed. 

DSP and Network Processing Unit (NPU) devices, coupled with low cost, low power FPGAs that support Gen2 Serial RapidIO (SRIO), can provide an ideal platform for meeting challenges such as high speed processing, a rapidly increasing subscriber base, and cost and power limitations. 

Download this whitepaper to learn more. 

Download Now

box-icon-download

Required fields*

By requesting this resource you agree to our terms of use. All data is protected by our Privacy Policy.

Related Categories Components, Embedded, Power